I. INTRODUCTION

H
IGH Voltage Direct Current (HVDC) transmission based on Line-Commutated Converter (LCC) technology has been widely utilized around the world for power transmission since its first application 60 years ago. Although the recent Voltage-Sourced-Converter (VSC) based HVDC technology may be the preferred option for multi-terminal DC grid or wind farm integration, the LCC HVDC still out-performs the VSC in long distance bulk power transmission due to its higher efficiencies. However some well-known problems associated with LCC HVDC still exist today which limits the further application of this technology. The most notable one is commutation failure which can happen under 10%-14% of voltage depression at inverter AC bus [1] . The commutation failure can cause a temporary cessation of power transfer and overheating of the valves. A sudden increase of power transfer between adjacent AC transmission lines can also happen which might affect system transient stability.
Commutation failures are frequent dynamic events which are recorded in several practical systems such as the concurrent commutation failures and forced blocking of converter stations in East China Power Grid resulting from single-phase fault at inverter side in 2013 [2] . This accident caused a reduction of 4530 MW power transmitted by HVDC links, which led to a significant reduction of inverter side AC system frequency and an increase of power in the adjacent HVAC lines. Also the generators at rectifier side were tripped and spinning reserves were activated at inverter side to compensate for the loss of active power transfer.
Efforts have been made to reduce the risk of commutation failures and the proposed approaches can be broadly classified into two categories: one is through modification of controllers [3] - [7] and the other is by adding additional capacitive components/power electronic devices [8] - [14] .
For the controller modification methods, it has been identified in literature that commutation failures cannot be completely avoided if the fault is electrically close to the inverter [1] , [7] . So the objectives of these modifications are either to reduce the probability of commutation failure or to increase the recovery speed of DC system after commutation failure [4] - [6] , [15] . The most commonly used method is to advance the firing angle at inverter side immediately after detection of AC voltage disturbance in order to give a larger commutation margin [3] . Another possibility is to reduce the commutated DC current by lowering the current order at rectifier side upon detection of AC voltage disturbance [4] . However the advancement of firing angle will lead to increased reactive power consumption, which will further depress the inverter AC bus voltage particularly for weak AC systems. Also the change of current order at rectifier side might not be fast enough given the normally long distance of the DC link [15] .
Among the methods with additions of capacitive components/power electronic devices, Capacitor-Commutated Converters (CCC) [16] was the most popular one which can operate at better power factor and lower probability of commutation failures. However commutation failure still cannot be eliminated and significant increase of voltage stress on thyristors which can be 2 p.u. to 3 p.u. has been identified [8] . Besides CCC, some other researches have been done in the area of active series compensation [11] - [14] . In [11] , a small-rated series VSC is added in addition to the fixed series capacitor in CCC. The small rated-VSC is used to actively change its output voltage to compensate the variations of AC voltage while the fixed series capacitor still acts as the main commutation capacitor. The level of AC voltage variation that the series VSC can cope with is limited due to its small rating. Since the main contributions to commutation failure mitigation are still from the fixed series capacitors so the issues associated with CCC still exist in this topology, and commutation failure elimination is hard to achieve. A similar method using only the series VSC to help mitigate commutation failures is discussed in [14] . The much higher rating of VSC significantly increases the DC voltage harmonic content which can be seen from simulation results in the paper. For commutation failure mitigation, a maximum of 10% AC voltage reduction is simulated so it can be expected that even higher rating of VSC is required for better performance. In [12] a circuit configuration called Controlled Series Capacitor Converter (CSCC) is compared with traditional CCC. CSCC has the series capacitors inserted between filter bus and AC system bus and its capacitor values can be adjusted in a manner similar to that in Thyristor Controlled Series Compensation (TCSC) schemes. However the controllability of capacitors is only used to avoid ferroresonance problem. Considering commutation failure mitigation, it has similar performance with CCC and has the potential risk of increasing valve voltage stress. In [13] , the Gate-Commuted Series Capacitor (GCSC) is used at rectifier side for power factor correction. The proposed method can only insert capacitors in one direction and no discussions with regard to commutation failure are presented. Hence the motivation is strong and potential benefits of further development in eliminating commutation failures are large. It is the aim of this paper to eliminate commutation failure using a novel hybrid converter configuration. The proposed hybrid configuration uses dynamic series capacitor insertion to increase the effective commutation voltage which is the dominant factor for the onset of commutation failures. This paper is organized as follows. In Section II, the proposed circuit configuration will be described. In Section III, the principles of operation and capacitor voltage balancing issue of the proposed method will be explained. In Section IV, analytical derivations of the commutation period with the inserted capacitors will be presented. Hence guidelines for the selection of capacitor size and its voltage level will then be given based on the derived mathematical relationships. In Section V, the effectiveness of the proposed method will be validated by various simulations in RTDS. Additionally the AC voltage and current harmonic content and thyristor valve voltage stress in the proposed system are compared with the original benchmark system. In Section VI, loss estimation is carried out for the proposed configuration. Both conduction loss and switching loss are estimated. Finally Section VII concludes the paper. Fig. 1 shows the proposed converter circuit configuration and the connected AC system at inverter side where is the DC current, is the DC smoothing reactor, TY1-TY6 and TD1-TD6 are thyristor valves, CapYa, CapYb, CapYc and CapDa, CapDb, CapDc are the capacitor modules, and are equivalent impedances for AC system and filters, respectively. S1Ya-S4Ya are the four Insulated Gate Bipolar Transistor (IGBT) switches for capacitor module CapYa and D1Ya-D4Ya are the associated freewheeling diodes. The whole system is based on the CIGRE HVDC Benchmark model which is a 12-pulse system rated at 1000 MW, 500 kV and 2 kA with weak AC systems at both ends. Two 6-pulse bridges are connected in series and are connected to the AC system through a and a transformers enabling partial harmonic cancellations on both AC and DC sides. All the system parameters can be found in [17] .
II. CIRCUIT CONFIGURATION OF HYBRID HVDC CONVERTER
The only additions to the original Benchmark system are the capacitor modules which are connected in series between the secondary side of the converter transformer and the thyristor valves. Each capacitor module can be realized by a single module (as that for 2-level VSC) or by a number of series connected sub-modules to achieve higher insertion voltage. For the sake of the demonstration of the approach, in the following modeling, single capacitor module is assumed. One capacitor module is needed for each phase for a 6-pulse bridge so 6 modules are needed for the 12-pulse HVDC system. It can be seen from Fig. 1 that each capacitor sub-module consists of four IGBT switches with anti-parallel diode across each one of them. The left-hand side of the sub-module is connected to valve side while the right-hand side is connected to the transformer secondary winding.
The reference polarity of the capacitor is shown in Fig. 1 . The capacitor will be inserted as a positive voltage when S1 and S4 are switched on and S2 and S3 are switched off. The capacitor will be inserted as a negative voltage when S2 and S3 are switched on and S1 and S4 are switched off. The capacitor can be bypassed when S1 and S3 are on or S2 and S4 are on at the same time. To enable comparisons with the original Benchmark system the converter control system at both ends are kept the same as the benchmark model except that the rectifier firing angle is temporarily limited at high DC current which will be explained in later sections.
III. INSERTION STRATEGIES
A. Commutation Failure
Theoretical analysis of commutation failure is perhaps best presented in [1] , which concludes that the inverter AC voltage magnitude reduction is the most dominant factor for commutation failure under both single-phase and three-phase fault. Voltage phase angle shift is also the reason for the onset of commutation failure under single-phase fault but to a lesser extent than magnitude reduction. Another important conclusion is that other than modifying the extinction angle setting, other modifications to the DC control system will not significantly affect the onset of initial commutation failure. It is due to fact that control system will not be able to react if a serious fault happens at the start or during the process of commutation. So the goal of control system modification can be mostly useful to prevent successive commutation failures or to increase the recovery speed of the system. However if the aim is to eliminate commutation failures rather than reduce its probability, the most direct way is to increase the effective commutation voltage. The most commonly used method is to add Static Var Compensator (SVC) or Static Compensator (STATCOM) at the inverter AC side for dynamic reactive power support to regulate AC voltage. The effectiveness of SVC in mitigating commutation failure was limited given its relatively slow response time. The rapid control of STATCOM will certainly give some improvements but will not be very useful under low impedance grounding fault at inverter AC bus. So in this paper dynamic series insertion of capacitors to increase the effective commutation voltage is adopted to eliminate the commutation failures under zero impedance single-phase and three-phase faults. The usefulness of the method then largely depends on the insertion strategy, selection of capacitor voltage level and capacitance value which are described in following sections.
B. Operating Principles
The insertion strategy is called 'push' & 'pull' method where two capacitor modules (or the two sets of series connected capacitor sub-modules) in both outgoing phase and incoming phase are inserted at the same time. The principles of operation can be illustrated with reference to Fig. 2 where the commutation from TY2 to TY4 is considered. In Fig. 2 , , and are instantaneous currents through TY2, TY3 and TY4, respectively and is the transformer leakage inductance. Only the upper 6-pulse bridge is considered for explanation but the principle is the same for lower 6-pulse bridge. Before the start of commutation, TY2 and TY3 will be conducting with all three capacitors bypassed. The capacitor voltages are assumed to be positively charged to the polarity as shown in Fig. 1 . At the instant of firing TY4, CapYc will be inserted as a positive voltage and CapYa will be inserted as a negative voltage until commutation is complete. Observing the loop containing TY4 and TY2, it can be seen that the resulting commutation voltage between phase C and phase A is increased. The amount of increase is equal to the sum of two capacitor voltages. During extreme fault conditions when the inverter AC commutation voltage is significantly reduced, the commutation voltage will primarily come from the two inserted capacitors. This additional commutation voltage can prevent commutation failures from happening if the capacitor size and its charging level are appropriately chosen. At the end of commutation, the capacitor voltage in phase C increases and capacitor voltage in phase A decreases due to the directions of current flows through them.
It is important to point out that during the next commutation period, which is from TY3 to TY5, CapYc will also be inserted as a positive voltage to help the commutation process. However since this time the current in phase C will be flowing in the opposite direction so CapYc will discharge and its voltage level will decrease at the end of commutation. The level of capacitor voltage change during two successive commutation processes is determined by the value of capacitor. In this way each capacitor voltage is partially balanced and additional charging/discharging actions outside commutation period are reduced in order to keep a constant capacitor voltage level.
C. Capacitor Voltage Balancing
As discussed before the capacitor voltages are partially balanced due to the conduction sequence of thyristors. Therefore only limited insertion times are required to keep capacitor voltage around the reference value. The main firing logics for capacitor voltage balancing can be illustrated by considering the capacitor module CapYa as shown in Fig. 1 . Since CapYa is connected to TY4 and TY1 so it can only be charged or discharged when TY4 or TY1 is fully conducting. In order to reduce the number of switching actions, the period when TY4 is conducting is chosen for the charging of CapYa. A PI controller is used to minimize the voltage difference between reference capacitor voltage and measured capacitor voltage . The output of the controller is the firing angle at which CapYa will be inserted as a positive voltage. The phase reference for the actual insertion time is . It is obtained by shifting the PLL phase output for inverter AC bus voltage. Similarly, the phase reference for CapDa which is connected with YD transformer is obtained by adding an additional 30 of phase shift to . Similar methods are used to get the phase references for other capacitor modules. In this specific case CapYa will be inserted as a positive voltage for a short time duration before the firing of TY6 and it is bypassed when the commutation from TY4 to TY6 is complete. Fig. 3 shows the block diagram representation of how the firing logics for CapYa voltage balancing are implemented. The firing logics for all the other capacitor modules will have the similar structure.
IV. THEORETICAL ANALYSIS AND PARAMETER SELECTION
The success of the proposed method depends on the selection of parameters which are capacitor value and its voltage level. The size of capacitor is mainly determined by its percentage of voltage change after each commutation, and a too small capacitor size resulting in significant voltage changes during commutation is not desirable. The nominal voltage level of the capacitor is determined so that commutation can still be successful under extreme fault conditions. In order to have a better insight into the problem, analytical formulation regarding the commutation process with the proposed insertion strategy is utilized to help the selection of both parameters.
A. Commutation With Capacitor Insertion
Without losing generality the commutation period from TY1 to TY3 as shown in Fig. 4 is considered in this section. The referred instantaneous line-to-neutral voltages are (1) where is the magnitude of phase voltage and is the AC system angular frequency. The transformer turns ratio for both YY and YD transformers are 254:211.42 (primary: secondary). In Fig. 4 , is the capacitor value, is the instantaneous voltage for the capacitor inserted in negative direction and is the instantaneous voltage for the capacitor inserted in positive direction, and are instantaneous currents flowing through TY1 and TY3, respectively. The polarity of the voltages and directions of current flow are as shown in Fig. 4 . It is assumed that the DC current will be constant, the capacitor voltages are pre-charged to in the commutation circuit loop. For the circuit loop containing TY1 and TY3, the dynamic equations can be written as follows: (7) where is the firing angle and is the rated frequency of the AC system. Solve the sets of differential equations in (2)- (5) gives the following result: The current can then be found by substituting (8) into (4) (16)
B. Capacitor Voltage Level
As discussed earlier, the capacitor voltage level will be selected so that commutation can still be completed under extreme fault conditions such as zero impedance single-phase grounding fault or three phase grounding fault. In the following analysis, both the zero impedance three-phase and single-phase faults will be considered, respectively, for the selection of capacitor voltage level.
1) Three-Phase Fault: In the case of zero impedance threephase fault at inverter AC bus will be zero. Hence there will be no commutation voltage from AC side and the commutation voltage is completely coming from the inserted capacitors. This condition sets the basic minimum capacitor voltage required for successful commutation under three-phase fault.
In addition to the zero AC commutation voltage, the DC current which needs to be commutated from one valve to another can be very large during three-phase fault. For the benchmark system with a rated 2 kA DC current, the peak DC current of around 4 kA is chosen as the maximum peak DC current during fault cases. Another aspect which needs to be considered is the maximum allowable overlap angle . Ideally the commutation has to be completed before the next valve fires. For example in the case of commutation from TY1 to TY3, it has to be completed before TY4 fires, which is 60 later after the firing of TY3. In this paper considering the recovery time of thyristors to regain forward blocking capability, a commutation safe margin of 20 is chosen to ensure successful commutation during fault, and hence is chosen to be 40 . Now the necessary condition for successful commutation under zero impedance three-phase fault can be written as (17) where (18) (19) (20)
In order to solve (17) for the minimum capacitor voltage level , the capacitor value will be preliminary set to 500 and it will be shown later that capacitor value will not significantly affect once (18)-(20) are defined. Fig. 5 shows the variation of with different firing angles and capacitor values by solving (17) . It can be seen that in the absence of natural commutation voltage, the value of firing angle has no impact on the value of which has a constant value of about 76 kV from the selected criteria. It can also be seen from Fig. 5(b) that is relatively insensitive to the capacitor value.
2) Single-Phase Fault: In this case zero impedance phase A to ground fault will be considered thus only phase B voltage will produce the commutation voltage. In addition, the phase shift on due to phase A fault has to be considered. If the remaining two phases are kept balanced at the time of fault, then the phase shift introduced on will be 30 . By setting in (5) and considering the 30 phase shift in , re-solve equations (2)- (5) with initial conditions (6)- (7), valve 3 current under single-phase fault can be got as Fig. 6(a) shows the variation of against firing angle from 140 -180 . By comparing with Fig. 5(a) it can be seen that this time as increases the required capacitor voltage level also increases due to the negative commutation voltage produced by . This point can be made clearer with reference to Fig. 7 which shows the commutation from TY1 to TY3 fails due to phase A to ground fault. By observing Fig. 7 it can be found that at the start of commutation when TY3 is fired, the total commutation voltage is negative and as commutation continues this negative commutation voltage becomes larger which results in significant increase of the required capacitor voltage for successful commutation. Further results in Fig. 6(b) show that it is the inverter firing angle that mainly affects the required capacitor voltage level rather than the capacitor value in the case of single-phase fault.
Hence the dynamics of inverter firing angle during fault conditions should also be considered for the voltage level selection. Given that the normal time constant for inverter extinction angle controller is relatively large compared with the fast transients during commutation failures, the inverter firing angle will not significantly vary during the first few cycles after a fault. Considering this together with the results shown in Fig. 5 and Fig. 6 , the capacitor voltage level required for successful commutation under both single-phase and three-phase grounding faults is chosen to be 140 kV for our simulation studies. 
C. Capacitor Value
After the capacitor voltage level is determined, the capacitor value will be selected considering the level of voltage change after each commutation. It should be noted that generally the change of voltages for and are not the same so they need to be calculated separately. The percentages of voltage change for and are given as
where can be calculated by substituting (3) and (4) into (2) and then take definite integral with respect to which gives (28) It is expected that the greatest change of voltage will happen during fault conditions thus the maximum voltage change during both faults will be used as the selection criteria. 1) Three-Phase Fault: Fig. 8 shows how the percentage of voltage reduction is related to the capacitor values. The results of the figure are got based on (18)-(20). It can be seen that for all the capacitor values in the considered range the increase of at outgoing phase is always smaller than the decrease of at incoming phase. Also in order to get acceptably small voltage reduction after each commutation the capacitor value should be reasonably large.
2) Single-Phase Fault: Fig. 9 shows the results for singlephase fault. Compared with Fig. 8 the results are quite similar and it can be found from Fig. 9(a) and Fig. 9(b) that change of firing angle does not have a significant impact on the voltage variations.
Based on the results shown in Fig. 8 and Fig. 9 , if a maximum 10% voltage variation is chosen then the capacitor value can be selected to be 585 .
V. SIMULATION RESULTS
This section presents simulation results based on the CIGRE HVDC benchmark model using the proposed method and calculated component parameters to validate the theoretical analysis. Comparisons with CCC-HVDC are also carried out to verify the results. The whole system is set up in RTDS and for the accuracy of results, the whole DC system including the added capacitor modules are modelled inside the RSCAD 'VSC small time-step box' with a small simulation time-step of 3.6 .
The usual method in studies relating to commutation failure is to apply faults at various electrical distances to produce different levels of voltage drop at inverter AC side and then plot the probability of commutation failures using the point-on-wave way of fault application. However for the proposed method, since commutation failures can be eliminated, only the worst cases of faults which are zero impedance single-phase and three-phase faults are shown for the purpose of illustration. Since line-to-line and double-line-to-ground faults are less severe and are not the main cause of commutation failures in practical systems, they are excluded in simulation study. Also in simulation studies, the rectifier side firing angle is temporarily limited to 60 degrees once the rectifier side DC current is higher than 2.5 kA. This is added so that rectifier current controller does not increase its firing angle too much to result in a low DC voltage and zero DC current during a fault. Because of the elimination of commutation failures, this modification results in a reasonable DC current during a fault and facilitates a faster system recovery. Fig. 10 shows the system responses with a zero impedance phase C to ground fault of 50 ms at the inverter AC bus. The fault is triggered at the same time when one of the commutation starts. Responses from the original CIGRE benchmark are included as comparison. It can be seen from the figure that although the phase voltage drops to zero during the fault, the DC voltage is kept positive in the proposed system. Fig. 10(c) shows clearly that there is no commutation failure in the proposed system while in Fig. (d) , it can be seen that commutation failure is happening due to the fault. Therefore the proposed system is able to transfer about 40% of the rated power during single-phase to ground fault. The benchmark system is not able to transmit power to the inverter AC system due to the DC short circuit during commutation failures. Fig. 10(e) shows that the proposed system recovers to 90% of the rated power in about 80 ms after the fault is cleared which is faster than that in the benchmark system. Fig. 10(f) shows that the capacitor voltages are well controlled throughout the fault period. Fig. 11 shows the system response with a zero impedance three-phase to ground fault of 100 ms. Responses from both the proposed system and the benchmark system are shown for comparison. It can be seen from Fig. 11(c) that in complete absence of natural commutation voltage from AC side, the commutations are still successful. On the other hand for the benchmark system, commutation failures are obvious which can be seen from Fig. 11(d) . The slightly higher peak current in Fig. 11(c) is due to the limitation of rectifier firing angle during the fault. Fig. 11 (e) shows that both systems are able to recover to 90% of its rated power in about 100 ms but the initial recovery speed of the proposed system is faster due to the elimination of commutation failures. It can also be observed in Fig. 11 (f) that capacitor voltages are well controlled.
A. Fault Dynamics
In order to verify the results, responses of the proposed system under zero impedance single-phase and three-phase faults are compared to those from CCC-HVDC. The CCC-HVDC system is set up by modifying the original CIGRE HVDC benchmark model. The values for series capacitors are 92. 6 and the filter banks are modified to provide 15% of the reactive power. At normal operating point the rated apparent extinction angle is controlled to be 2 , which corresponds to an actual extinction angle of about 27 . The transformer turns ratio is also modified to match nominal working condition. Simulation results for single-phase fault are shown in Fig. 12 . It can be seen from Fig. 12(d) that although there is improvement in commutation after the initiation of fault for CCC-HVDC, commutation failure still happens. Hence the recovery speed of CCC-HVDC is slower than that for the proposed system. Fig. 13 shows the simulations results for three-phase fault. It can be seen from Fig. 13(d) that the first few commutations after the fault are successful due to extra commutation margin and commutation voltage from the series capacitors. However commutation failure still happens later on during the fault when capacitor voltages drop.
B. Capacitor Voltage Dynamics
Detailed simulation waveforms are presented in Fig. 14 to demonstrate the effectiveness of the proposed capacitor voltage balancing strategy. It shows the voltage waveform for CapYa together with phase A current at secondary side of YY transformer and its switching pulses. The positive direction of the current is defined as flowing out of the converter. It can be seen from the figure at , which is the start of commutation from TY2 to TY4, the capacitor is inserted as a negative voltage to help the commutation. Its voltage decreases as shown in Fig. 14(c) due to the direction of the current. At , which is a short period before the start of commutation from TY4 to TY6, the capacitor is inserted as a positive voltage. This is to charge up the capacitor to compensate the net voltage decrease in one cycle. It is not bypassed until commutation is complete. Later in the same switching cycle at and , the capacitor is inserted in the same ways as described earlier to guarantee the success of commutations. It can also be seen from Fig. 14(b) that the switching frequency of the proposed balancing strategy is 200 Hz.
C. Harmonic Analysis
With the dynamic insertion of capacitors in the commutation loop it is important to examine that the AC voltage and current total harmonic distortions (THD) are not significantly increased. Table I shows the THD comparisons of AC voltage and current between the original benchmark model and the proposed configuration. It can be seen from the table that although both THDs are increased due to the capacitor switching actions, they are still within acceptable limits.
D. Voltage Across Main Thyristors
The valve forward voltage in the proposed system is compared with that of the original CIGRE HVDC benchmark system in Fig. 15 . It can be seen from the figure that the voltage stress of the thyristor in the proposed system is comparable to that of the original CIGRE HVDC benchmark system.
VI. LOSS ESTIMATION
In this section, contribution of losses from the series connected capacitor modules are estimated for the proposed system configuration. Both conduction losses and switching losses are calculated using the parameters from manufacture's data sheet. The IGBT module used for calculation is the ABB's HiPak module with maximum collector-emitter voltage of 4.5 kV and maximum DC collector current of 1.2 kA [18]. To be able to safely conduct 2 kA rated DC current, four IGBT modules are connected in parallel and each of them is taking 500 A 
A. Conduction Loss
In order to calculate conduction loss the conduction periods of IGBTs and diodes in capacitor module CapYa over one AC cycle are evaluated as an example. Table II shows the semiconductor devices in conduction and their conduction time for one cycle. The commutation overlap time is reduced to about 10 degrees due to the additional commutation voltage from capacitors. At a given current the voltage drop between the collector and emitter terminals for an IGBT can be calculated as [19] (29)
where is the collector-emitter saturation voltage at specified condition, is the DC collector current and is the terminal-to-chip resistance.
Then the conduction loss for this IGBT can be calculated by the integration of forward losses: (30) where is the time of one cycle and is the conduction time. The conduction loss of diodes can be calculated in similar ways as that for IGBT except that the diode forward voltage is used instead of collector-emitter voltage. The valve current during commutation period is considered to be linear for simplicity. Once the conduction loss for each IGBT module is obtained, it is scaled to get the total conduction loss for 12-pulse inverter terminal.
B. Switching Loss
To calculate switching losses, the capacitor module CapYa is again considered over one cycle. The switching actions that contribute to switching losses are listed in Table III . For the case of diode, the turn-on energy is neglected. From the table it can be seen that four switching actions over one cycle contribute to switching losses. The total switching loss over the cycle is calculated by reading the turn-off switching energy from the data sheet. In similar ways as the calculation of conduction loss, the total switching loss for inverter terminal is obtained by scaling the results for each IGBT module. Now by using the parameters from data sheet [18], losses can be calculated which are listed in Table IV . The results at two different junction temperatures (25 and 125 ) are presented. Since the series capacitor modules are only connected at the inverter side with rectifier side unchanged, the percentage of loss increase per converter station is between 0.109% to 0.13%. So it can be seen that extra losses from the series connected power electronic devices are not significant.
VII. CONCLUSION
A 'push' & 'pull' method utilizing dynamic capacitor insertion has been proposed to eliminate commutation failures in traditional LCC-HVDC system. The method increases the effective commutation voltage and enables successful commutation even in the absence of AC commutation voltage during fault conditions, i.e. zero impedance three-phase grounding fault. The performance of the method has been tested using the RTDS with small time step simulations. The results have demonstrated that for both zero impedance single-phase and three-phase grounding faults, the commutation failure does not happen. The system is still able to transfer a certain amount of power during single-phase fault and is able to achieve fast recovery from three-phase fault.
Considering the additional switching devices and capacitors, the proposed hybrid configuration will result in higher cost than the conventional LCC HVDC configuration. However significant improvements in performance are achieved including the elimination of commutation failures.
